IN THE CLAIMS

Please cancel claim 2 without prejudice.

Please amend the following claims which are currently pending in the present

application:

1. (Currently amended) A method of testing a device, comprising:

loading a local memory resource, for a processor core of the device, of [[NUMA]]

non-uniform memory access design with a functional test program, the processor core

being able to access non-local memory resources through a link control mechanism;

providing an external path for test signals generated by the processor core during

execution of the functional test program, wherein the external path loops the test

signals from the link control mechanism back to the link control mechanism.

2. (Cancelled)

3. (Currently amended) The method of claim [[2]] 1, wherein the link control

mechanism comprises first and second link controllers and the external path[[s]] bridges

the test signals between the first and second link controllers.

4. (Currently amended) The method of claim 3, further comprising providing a

response agent that is capable of responding responds to the test signal.

5. (Original) The method of claim 1, wherein the external path is provided by an

Tak M. Mak, et al. Examiner: Hal D. Wachsman Application No.: 10/603,292 - 6 - Art Unit: 2857

automatic test equipment.

6. (Original) The method of claim 5, wherein the loading is performed using the

automatic test equipment.

7. (Original) The method of claim 1, wherein the local memory resource comprises

cache memory.

8. (Original) The method of claim 7, further comprising enabling the processor core

to operate in a test mode wherein the processor core executes a boot program directly

from the cache memory.

9-23. (Cancelled)

Tak M. Mak, et al.

Application No.: 10/603,292

Examiner: Hal D. Wachsman

-7- Art Unit: 2857